


# OCTAL D FLIP-FLOP WITH CLEAR

The SN54/74LS273 is a high-speed 8-Bit Register. The register consists of eight D-Type Flip-Flops with a Common Clock and an asynchronous active LOW Master Reset. This device is supplied in a 20-pin package featuring 0.3 inch lead spacing.

- 8-Bit High Speed Register
- · Parallel Register
- Common Clock and Master Reset
- Input Clamp Diodes Limit High-Speed Termination Effects

### **CONNECTION DIAGRAM DIP (TOP VIEW)**



#### **PIN NAMES**

	HIGH	LOW
Clock (Active HIGH Going Edge) Input	0.5 U.L.	0.25 U.L.
Data Inputs	0.5 U.L.	0.25 U.L.
Master Reset (Active LOW) Input	0.5 U.L.	0.25 U.L.

10 U.L.

LOADING (Note a)

5 (2.5) U.L.

### $Q_0 - Q_7$ NOTES:

<u>D</u>0-D7

СР

MR

a) 1 TTL Unit Load (U.L.) =  $40 \mu A HIGH/1.6 mA LOW$ .

Register Outputs (Note b)

b) The Output LOW drive factor is 2.5 U.L. for Military (54) and 5 U.L. for Commercial (74) Temperature Ranges.

### **TRUTH TABLE**


MR	СР	D <sub>X</sub>	Q <sub>X</sub>
L	Χ	Х	L
Н		Н	Н
Н		L	L


H = HIGH Logic Level L = LOW Logic Level X = Immaterial

# SN54/74LS273

## **OCTAL D FLIP-FLOP** WITH CLEAR

LOW POWER SCHOTTKY





# SN54/74LS273

### **FUNCTIONAL DESCRIPTION**

The SN54/74LS273 is an 8-Bit Parallel Register with a common Clock and common Master Reset.

When the MR input is LOW, the Q outputs are LOW,

independent of the other inputs. Information meeting the setup and hold time requirements of the D inputs is transferred to the Q outputs on the LOW-to-HIGH transition of the clock input.

### **GUARANTEED OPERATING RANGES**

Symbol	Parameter		Min	Тур	Max	Unit
VCC	Supply Voltage	54 74	4.5 4.75	5.0 5.0	5.5 5.25	V
T <sub>A</sub>	Operating Ambient Temperature Range	54 74	-55 0	25 25	125 70	°C
loн	Output Current — High	54, 74			-0.4	mA
lOL	Output Current — Low	54 74			4.0 8.0	mA

# DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

			Limits					
Symbol	ol Parameter		Min	Тур	Max	Unit	Tes	t Conditions
VIH	Input HIGH Voltage		2.0			V	Guaranteed Input HIGH Voltage for All Inputs	
. V.,	Input I OW Voltage	54			0.7	V	Guaranteed Input LOW Voltage for	
V <sub>IL</sub>	Input LOW Voltage	74			0.8	V	All Inputs	
VIK	Input Clamp Diode Voltage			-0.65	-1.5	V	V <sub>CC</sub> = MIN, I <sub>IN</sub> = -18 mA	
\/	Output HICH Voltage	54	2.5	3.5		V	V <sub>CC</sub> = MIN, I <sub>OH</sub> = MAX, V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub> per Truth Table	
VOH	Output HIGH Voltage	74	2.7	3.5		V		
Va	Output LOW Voltage	54, 74		0.25	0.4	V	$I_{OL} = 4.0 \text{ mA}$ $V_{CC} = V_{CC} \text{ MIN},$ $V_{IN} = V_{IL} \text{ or } V_{IH}$ $V_{IN} = V_{IL} \text{ or } V_{IH}$ $V_{IN} = V_{IL} \text{ or } V_{IH}$	
VOL	Output LOW Voltage	74		0.35	0.5	V		
1	Lament LIIOU Comment				20	μΑ	V <sub>CC</sub> = MAX, V <sub>IN</sub>	= 2.7 V
¹IH	Input HIGH Current				0.1	mA	V <sub>CC</sub> = MAX, V <sub>IN</sub> = 7.0 V	
IIL	Input LOW Current				-0.4	mA	V <sub>CC</sub> = MAX, V <sub>IN</sub> = 0.4 V	
los	Short Circuit Current (Note	1)	-20		-100	mA	V <sub>CC</sub> = MAX	
Icc	Power Supply Current				27	mA	V <sub>CC</sub> = MAX	

Note 1: Not more than one output should be shorted at a time, nor for more than 1 second.


# AC CHARACTERISTICS ( $T_A = 25$ °C, $V_{CC} = 5.0 \text{ V}$ )

		Limits				
Symbol	Parameter	Min	Тур	Max	Unit	Test Conditions
f <sub>MAX</sub>	Maximum Input Clock Frequency	30	40		MHz	Figure 1
<sup>t</sup> PHL	Propagation Delay, MR to Q Output		18	27	ns	Figure 2
<sup>t</sup> PLH <sup>t</sup> PHL	Propagation Delay, Clock to Output		17 18	27 27	ns	Figure 1

AC SETUP REQUIREMENTS ( $T_A = 25$ °C,  $V_{CC} = 5.0 \text{ V}$ )

		Limits				
Symbol	Parameter	Min	Тур	Max	Unit	Test Conditions
t <sub>W</sub>	Pulse Width, Clock or Clear	20			ns	Figure 1
t <sub>S</sub>	Data Setup Time	20			ns	Figure 1
th	Hold Time	5.0			ns	Figure 1
t <sub>rec</sub>	Recovery Time	25			ns	Figure 2

### **AC WAVEFORMS**






Figure 1. Clock to Output Delays, Clock Pulse Width, Frequency, Setup and Hold Times Data to Clock

Figure 2. Master Reset to Output Delay, Master Reset Pulse Width, and Master Reset Recovery Time

### **DEFINITION OF TERMS**

SETUP TIME  $(t_s)$  — is defined as the minimum time required for the correct logic level to be present at the logic input prior to the clock transition from LOW-to-HIGH in order to be recognized and transferred to the outputs.

 ${\sf HOLD\ TIME\ }(t_h)$  — is defined as the minimum time following the clock transition from LOW-to-HIGH that the logic level must be maintained at the input in order to ensure continued

recognition. A negative HOLD TIME indicates that the correct logic level may be released prior to the clock transition from LOW-to-HIGH and still be recognized.

RECOVERY TIME ( $t_{rec}$ ) — is defined as the minimum time required between the end of the reset pulse and the clock transition from LOW-to-HIGH in order to recognize and transfer HIGH data to the Q outputs.

<sup>\*</sup>The shaded areas indicate when the input is permitted to change for predictable output performance.